IEEE 2012 Project for ECE - Clock Gating to Low Power Design of Sequential Circuits

IEEE 2012 Project for ECE

We've been sharing with you the IEEE Project Titles , Project Lists , Abstracts for final year students , previous projec : IEEE Project for ECE,EEE ( An Effective Design Technique to reduce Leakage Power ) .

Here in this post i like to share with you ,

About the Project info :

PROJECT TITLE : Clock-gating and its application to low power design of sequential circuits

DOMAIN          : Electronics , VLSI

ENGINEERING : ECE - Electronics and Communication Engineering .

DATE               :  August 2, 2012

AUTHOR          :   Wu, Q

Abstract :

This paper models the clock behavior in a sequential circuit by a quaternary variable and uses this representation to propose and analyze two clock gating techniques.

 It then uses the covering relationship between the triggering transition of the clock and the active cycles of various flip-flops to generate a derived clock for each flip-flop in the circuit.

 Design examples using gated clocks are provided next. Experimental results show that these designs have ideal logic functionality with lower power dissipation compared to traditional designs .

Read the Abstract , you will know what the project is all about , then don't forgot to share this with your friends via Facebook , Twitter & Google + .
ieee 2012 project for ece , ieee project for 2012
Have something to say ? Please post your comments ..!